ST72F63BK2B
浏览次数:0
ST72F63BK2B Features:
· Memories
– 4, 8 or 16 Kbytes Program Memory: High
Density Flash (HDFlash) or ROM with Readout
and Write Protection
– In-Application Programming (IAP) and In-Circuit
programming (ICP) for HDFlash devices
– 384 or 512 bytes RAM memory (128-byte
stack)
· Clock, Reset and Supply Management
– Run, Wait, Slow and Halt CPU modes
– 12 or 24 MHz Oscillator
– RAM Retention mode
– Optional Low Voltage Detector (LVD)
· USB (Universal Serial Bus) Interface
– DMA for low speed applications compliant
with USB 1.5 Mbs (version 1.1) and HID specifications
(version 1.0)
– Integrated 3.3 V voltage regulator and transceivers
– Suspend and Resume operations
– 3 Endpoints with programmable In/Out configuration
· 19 I/O Ports
– 8 high sink I/Os (10 mA at 1.3 V)
– 2 very high sink true open drain I/Os (25 mA
at 1.5 V)
– 8 lines individually programmable as interrupt
inputs
· 2 Timers
– Programmable Watchdog
– 16-bit Timer with 2 Input Captures, 2 Output
Compares, PWM output and clock input
详细介绍请参考:
ST ST72F63BK2B技术手册:ST72F63BK2B.PDF
提供ST ST72F63BK2B 芯片解密服务,仅限学习、研究等合法用途。
联系方式:010-62245566 13810019655
· Memories
– 4, 8 or 16 Kbytes Program Memory: High
Density Flash (HDFlash) or ROM with Readout
and Write Protection
– In-Application Programming (IAP) and In-Circuit
programming (ICP) for HDFlash devices
– 384 or 512 bytes RAM memory (128-byte
stack)
· Clock, Reset and Supply Management
– Run, Wait, Slow and Halt CPU modes
– 12 or 24 MHz Oscillator
– RAM Retention mode
– Optional Low Voltage Detector (LVD)
· USB (Universal Serial Bus) Interface
– DMA for low speed applications compliant
with USB 1.5 Mbs (version 1.1) and HID specifications
(version 1.0)
– Integrated 3.3 V voltage regulator and transceivers
– Suspend and Resume operations
– 3 Endpoints with programmable In/Out configuration
· 19 I/O Ports
– 8 high sink I/Os (10 mA at 1.3 V)
– 2 very high sink true open drain I/Os (25 mA
at 1.5 V)
– 8 lines individually programmable as interrupt
inputs
· 2 Timers
– Programmable Watchdog
– 16-bit Timer with 2 Input Captures, 2 Output
Compares, PWM output and clock input
详细介绍请参考:
ST ST72F63BK2B技术手册:ST72F63BK2B.PDF
提供ST ST72F63BK2B 芯片解密服务,仅限学习、研究等合法用途。
联系方式:010-62245566 13810019655